ADCCCN Maxim Integrated Analog to Digital Converters – ADC CMOS High -Speed 8-Bit A/D Converter with Track/Hold Function datasheet, inventory. ADCCCN/NOPB Texas Instruments Analog to Digital Converters – ADC 8B Hi Spd Compatible A/D Cnvtr datasheet, inventory, & pricing. For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at. , or visit Maxim’s website at

Author: Nikosida Arasho
Country: Guatemala
Language: English (Spanish)
Genre: Spiritual
Published (Last): 26 April 2011
Pages: 157
PDF File Size: 19.13 Mb
ePub File Size: 9.70 Mb
ISBN: 593-2-53410-971-3
Downloads: 74062
Price: Free* [*Free Regsitration Required]
Uploader: Bataxe

Europe Customer Support Center. Figures 2, 3, 4, 5. When a typical conversion is started, the WR line is brought. Z switches are closed in the zeroing cycle.

ADCCCN Datasheet(PDF) – National Semiconductor (TI)

The input to the ADC is tracked and held by the input. It should be made clear that transients in the analog input. The equivalent input circuit of the ADC is shown in.

The actual circuitry used in datasgeet ADC is a simple but. At the falling edge of RD, the MS flash converter. At this instant the MS comparators go from zeroing to. Mode selection input — it is. At arc0820ccn point the. This analog signal is then subtracted. ADC, the analog input behaves somewhat differently. The 4 mA package input current limits the number of pins that can exceed the power supply boundaries with a 1 mA current limit to four.


Although the two 4-bit flash circuits are not. In WR-RD mode, the.

ADC Technical Data

The voltage at V REF – sets the. To take a full 8-bit. C and represent most likely parametric norm. Voltage at Other Inputs and Output. INT going low indicates that the. RD Mode Pin 7 is Low. A comparison requires two cycles, one for zeroing the com.

Minimum V IN Input. Approximately ns the preset internal. INT and can exercise a read after only ns Figure 9. With CS low, the conversion will start with.

With CS low, the conversion is. This is an open drain output no. In a conventional SAR. Following another ns, the lower 4 bits are recov. Since other factors force this time to be. The inverter’s input V B ‘ becomes. In RD mode, sampling occurs.

8-Bit High Speed ┬ÁP Compatible A/D Converter With Track/Hold Function

Figures 2, 3, 4. More specifically, when WR is low the MS flash. RD going low, also RD will enable the.


ADC does not “look” at the input when these transients. The ADC has two basic interface modes which are.

ADC0820CCN Datasheet

When mode is low. Package Input Current Note 5.

In this configuration, dataxheet complete conversion is done. RD can also be. Molded Chip Carrier Package V. WR then RD Mode. However, if a shorter.